## 1/17

## PERP. TO FIN VIEW




FIG. 1 PRIOR ART

## 2/17

## PARALLEL TO FIN VIEW





FIG. 2 PRIOR ART





4/17




FIG. 4

5/17





FIG. 5

6/17



 $FIG. \ 6$ 

7/17




FIG. 7

8/17




FIG. 8




FIG. 9

10/17




FIG. 10

11/17




FIG. 11

12/17





FIG. 12

13/17


**n-FinFET** REMOVE BLOCK MASK, OPTIONAL LINER 1 REMOVAL, DEPOSIT 2ND THIN LINER p-FinFET PARALLEL VIEW 0000

FIG. 13

FIG. 14



15/17






FIG. 16




FIG. 17